Verilog: initial cleanup of the 'rle' module level testbench