Initial commit of a stub parent and core module for the emulator.
Add Range class.
Some core interfaces, as well as the CPU itself.
Add Bus device
siscemu-config module for configuring emulator instances via xml
ArrayRAM and supporting abstract classes