reset incoming data fifo when astate == ADelay/AManual (remove explicit reset signal)
narrow serdes fifo to 2 bit i/f: inc and ce.
simplify iserdese2 code
change bitslip calculation (so that it is only done in AAlign)
remove buffering for ctrl_sample
remove 2 states from AState
removed AStart and AManual states