added am.v and a standalone testbench divider file for hacking out a working verilog divider
creating the divider for lab4 using textbook code