Experimental: align the registers (ARM R0-R15 and auxiliary registers) to a cache line. Raises a TLB load exception on register $4.