ClockList::Clock, ResetList::ResetをRegisterGeerator直下に移動
Verilog::BaseComponentを追加