new project to test ram signals
Merge branch 'master' of https://github.com/fpga-logi/Logi-projects