fpga: move non-generated verilog files into rtl/
instructions: move instructions.json to generic config directory.
sim: generate instruction metadata at build time.
oldland: generate oldland_defines.v at build time.
oldland: generate microcode at build time.