build: split verilog generation and synthesize (for my OSX/Win setup)