Changed configuration to more closely match test hardware -- this is not final configuration.
Improved interrupt handling for ARM chip.  Added interrupt priorities, removed interrupt disabling in irq handlers, and simplified clearing of status register.