New recipe for Verilog major mode