Add zero? pos? and neg?
Preliminary stab at verilog codegen for modules
Add support for memories in simulation and verilog synthesis
Remove old modules/connect from everywhere and remove unused verilog templates