Verilog and VHDL added (edit only)