Verilog: improvised fix to a bench problem

The number of ports was not the same in the instance and RTL, the instance did not assign a value to finish_now, I used a constant 1'b0.
Verilog: some Makefile fixes
Verilog: removing Windows specific go_*.bat files