Emulate the instruction cache more accurately.
Lay some groundwork for interlock implementation.