Build exception and interrupt framework

Add an universal fifo routine to support nested interrupts and exceptions
Add a simple and not complete simulation of cortex-m3 NVIC
Move interrupt table from memory map to exception and interrupt framework