Verilog output that current iverilog will recognize.