This is a processor written in VHDL for my own interests, it is based on the premise of having a minimal instruction set oriented around moving data between registers and memory - with the idea that when applying it one mounts extra functionality (such as an ALU) onto the large register bank directly - for interactions that are asynchronous/can be read in the same cycle. Slower IO should be memory mapped.