Updated compiler status
Hooked up a TUI to the processor simulation environment

Minor changes made to the Verilog files
Started updates to the assembler
Brought Assembler up to date with new parser interface

Currently the parser no longer generates the hex or mem files directly usable by simulation/emulation