Code Design of a CPU, Cache, Bus and Memory Complex