LogicDesign VHDL code for 3rd Sem EC/CS/IS