Wrap assertion modules in `ifdef SIMULATION to fix errors in Xilinx ISE