Added VHDL stuff, include ISE configuration file.
Added Python scripts to receive and process data from the FPGA.