chisel: Work around strange behavior of Mux when generating Verilog.