Verilog: placed some repeated code into a loop
Verilog: fixing some synthesys issues
Verilog: avoiding a synthesys warning
Verilog: recoding modules using code from stubs.v