Internally structure so cores access shared memory on a tri-state bus instead of an explicit mux.
(FPGA synthesis tools will convert this to a mux)