Tweaks and initial layout of clock generation region.