Verilog sources and synthesis scripts for Learning Verilog with YoSys.