[sggoc] drive bank registers with z80_clk not the write signal