chisel_dc: a simple direct mapped cache model
chisel_dc: test direct mapped cache
chiselio: rx with additional register
Merge branch 'master' into uart

Conflicts:
	chisel/src/io/uart.scala