Verilog source files were separated into directories, a Makefile was added