Model complete.

All modules created and linked via arguments; all modules tested for
syntax/logical errors; all output obtained.  Ready to complete
Assignment 3.  Remaining work: comparison of schemes/ICs, and 2-3 page
paper with figures describing the schemes and experiment outcome.