Verify and erase seems necessary (otherwise FPGA does not load?)