A gate-level Verilog implementation of x86 core