Done thinking about result FIFO full/empty signals :-).