Documentation generator for Verilog