Rename and separate L1 and L2 prefetch

L1 prefetch enable will likely never work on Cortex A9 due to
chip errata.
Read out L2 aux value.

Checking this in before running as it might crash system.