xilinx_ise: enable register balancing
mibuild: Add platform for Xilinx ML605 board
platforms: add KC705
crg: support for resetless system clock domain
platforms/papilio_pro: no reset signal by default
Merge branch 'master' into ml605