generate verilog to connect AXI slave "wid" signal