Add more PCM bit logic and a likely shift reg clock.