Added scons files to ignore
Added a wishbone interconnect to sim
Fixing i2s core
Small spacing issue
cbuilder/verilog/wishbone/host_interface/sim_interface/