Adding new pipelined processor files with ALU change and stall capability. If stall, fetchmove outputs 000 for the instruction, which affects all further pipeline stages.
Committing single cycle processor. I believe this version works, though it is NOT FULLY TESTED.