Preparation for AX4 memory interconnect