RegBasedFifo Syntax errors solved but simulation does not work right
Merge branch 'master' of github.com:TM90/VerilogExercise