added tbgen.py for generating testbench files for VHDL simualtion