fixed clock region for DDR-side components