Verilog Microprocessor design