Modified verilog to output both current state and next state. Also made it configurable to generate output logic (which is really not needed at this point).