VHDL implementation of a basic memory hierarchy with L1 and L2 caches.