updates to modelsim-verilog tests
updates to xilinx-isim-verilog tests