Renamed USB1* schematics to USB0.
Moved USB IC to bank 6 of FPGA.
Routed USB PIPE TX and RX buses.
Added FPGA configuration schematic block.
Configured FPGA for passive serial boot only (and JTAG).
Updated netlist.