Instantiated a PLL

* GLA Outputs 50MHz clock (provides the core clock)
* GLB Outputs 100MHz (currently unused)
* GLC Outputs 66MHz (currently unused)