Generate Verilog instead of VHDL for the wrapper module