allow interrupt during buffer cleanup. this impoves latency at the expence of cache size. also did a little work on vessels.