Using VHDL to program a virtual fifo with memory, and test bench for verification