rtl/cpu: wire up the PC control from debug unit.
verif/ram: initialize to zero if no ramfile.

Otherwise we're executing unknowns and that breaks the debugger.