Several changes

There are several changes after discussing the design with Grant
Elliott. Most notably is the addition of a On/Off Debounce Latch IC.
Additionally the CTS is now connected to the FPGA to force the packet to
be sent.
PCB Power Layer and Other Fixes

Finalized the FPGA GPIO Pins. Fixed power layer so that all spacing is
equal and entire layer covered. Other cosmetic fixes.