A skeleton project tree for new FPGA projects.